FPGA Co-processor for the ALICE High Level Trigger

A. Vestbo; B. Skaali; C. Loizides; D. Roehrich; G. Grastveit; H. Helstrup; H. Tilsner; K. Ullaland; R. Stock; T. Steinbeck

REVIEW

FPGA Co-processor for the ALICE High Level Trigger

Not yet reviewed by Pith; the record is open.

Re-run · record.json Download PDF Read on arXiv ↗

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv physics/0306017 v3 pith:5MMNW5WX submitted 2003-06-02 physics.ins-det

FPGA Co-processor for the ALICE High Level Trigger

G. Grastveit , H. Helstrup , V. Lindenstruth , C. Loizides , D. Roehrich , B. Skaali , T. Steinbeck , R. Stock

show 4 more authors

H. Tilsner K. Ullaland A. Vestbo T. Vik

This is my paper

classification physics.ins-det

keywords alicebeencodeclustercomputingdatahighlevel

verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved

0 comments

read the original abstract

The High Level Trigger (HLT) of the ALICE experiment requires massive parallel computing. One of the main tasks of the HLT system is two-dimensional cluster finding on raw data of the Time Projection Chamber (TPC), which is the main data source of ALICE. To reduce the number of computing nodes needed in the HLT farm, FPGAs, which are an intrinsic part of the system, will be utilized for this task. VHDL code implementing the Fast Cluster Finder algorithm, has been written, a testbed for functional verification of the code has been developed, and the code has been synthesized

FPGA Co-processor for the ALICE High Level Trigger

discussion (0)