A 4-Channel 10-Gbps/ch CMOS VCSEL Array Driver with on-chip Charge-pumps

A. S\'anchez Rodr\'iguez; C. Chen; C. Liu; D. Gong; D. Guo; G. Huang; H. Sun; J. Troska; J. Ye; L. Xiao

REVIEW

A 4-Channel 10-Gbps/ch CMOS VCSEL Array Driver with on-chip Charge-pumps

Not yet reviewed by Pith; the record is open.

Re-run · record.json Download PDF Read on arXiv ↗

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2009.07121 v1 pith:O34TIV3M submitted 2020-09-14 physics.ins-det

A 4-Channel 10-Gbps/ch CMOS VCSEL Array Driver with on-chip Charge-pumps

X. Huang , D. Gong , Q. Sun , C. Chen , D. Guo , S. Hou , G. Huang , S. Kulis

show 10 more authors

C. Liu T. Liu P. Moreira A. S\'anchez Rodr\'iguez H. Sun J. Troska L. Xiao L. Zhang W. Zhang J. Ye

This is my paper

classification physics.ins-det

keywords cpvladarraychannelcharge-pumpscmosdrivergbpson-chip

verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved

0 comments

read the original abstract

We present the design and test results of a 4-channel 10-Gbps/ch Vertical-Cavity Surface-Emitting Laser array driver, the cpVLAD. With on-chip charge-pumps to extend the biasing headroom for the VCSELs needed for low temperature operation and mitigation of the radiation effects. The cpVLAD was fabricated in a 65-nm CMOS technology. The test results show that the cpVLAD is capable of driving VCSELs with forward bias voltages as high as 2.8 V from a 2.5 V power supply. The power consumption of the cpVLAD is 94 mW/ch.

A 4-Channel 10-Gbps/ch CMOS VCSEL Array Driver with on-chip Charge-pumps

discussion (0)