REVIEW
A Driver ASIC for Scientific CCD Detectors Using 180nm Technology
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
A Driver ASIC for Scientific CCD Detectors Using 180nm Technology
read the original abstract
In order to achieve the driver function for several types of scientific CCD detector from E2V Co Ltd, and decreasing the size of electronics of CCD detector system, an Application-specified Integrated Circuit (ASIC) was designed. It provides multi-channel clocks and bias voltage for CCD driver. In the ASIC, the clock drivers are made of a clock switch circuit and high voltage amplifier. Two 8-bit current-steering DACs are used to adjust the driver capability and high-level voltage of clocks. The bias drivers are generated by 8-bit current-steering DACs and off-chip operation amplifiers. The Global Foundry 180 nm BCDlite technology is selected to implement this design. The first version of design has been finished and the tests have been done.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.