pith. sign in

arxiv: 2203.08989 · v1 · pith:BV72WATVnew · submitted 2022-03-16 · 💻 cs.AR · cs.DC· cs.SE

Detecting silent data corruptions in the wild

classification 💻 cs.AR cs.DCcs.SE
keywords silentdataerrorstestingcorruptionsdefectacrosscausing
0
0 comments X
read the original abstract

Silent Errors within hardware devices occur when an internal defect manifests in a part of the circuit which does not have check logic to detect the incorrect circuit operation. The results of such a defect can range from flipping a single bit in a single data value, up to causing the software to execute the wrong instructions. Silent data corruptions (SDC) in hardware impact computational integrity for large-scale applications. Manifestations of silent errors are accelerated by datapath variations, temperature variance, and age, among other silicon factors. These errors do not leave any record or trace in system logs. As a result, silent errors stay undetected within workloads, and their effects can propagate across several services, causing problems to appear in systems far removed from the original defect. In this paper, we describe testing strategies to detect silent data corruptions within a large scale infrastructure. Given the challenging nature of the problem, we experimented with different methods for detection and mitigation. We compare and contrast two such approaches - 1. Fleetscanner (out-of-production testing) and 2. Ripple (in-production testing).We evaluate the infrastructure tradeoffs associated with the silicon testing funnel across 3+ years of production experience.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 4 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions

    cs.AR 2026-05 unverdicted novelty 7.0

    ITHICA generates functional tests via intra-thread instruction duplication and comparison, detecting 39% more defective servers than baseline methods on over 3000 real CPUs while revealing new defect behaviors.

  2. Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection

    cs.AR 2026-05 unverdicted novelty 7.0

    Cerberus unifies on-die, link, and system ECC layers via an Encode-Once Decode-Many architecture to improve resilience and cut redundant overhead.

  3. Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection

    cs.AR 2026-05 unverdicted novelty 6.0

    Cerberus introduces a cross-layer ECC co-design with an Encode-Once Decode-Many architecture that reuses one encoding across device, link, and system layers to improve resilience to clustered faults while lowering red...

  4. AIReSim: A Discrete Event Simulator for Large-scale AI Cluster Reliability Modeling

    cs.DC 2026-03 unverdicted novelty 4.0

    AIReSim is a discrete event simulator for evaluating failure mitigation, recovery, and capacity planning decisions in large AI clusters.