{"as_of":"2026-07-14T14:44:00Z","canonical_paper_id":"1806.03400","canonical_url":"https://pith.science/paper/1806.03400/integrity","context_digest":"sha256:5b7cace4ab9cb4279a40fbc74ac7e316203196865d0ae1497359fe2d693bb0c3","coverage_summary":[],"findings":[],"findings_empty_copy":"No checks are listed for this paper yet.","findings_observation_state":"no_listed_checks","links":{"arxiv":"https://arxiv.org/abs/1806.03400","bundle_json":"/pith/5YC2RVQT6JMP6KPPOXNOSCLMGD/bundle.json","citation_record":"/paper/1806.03400/citation-record","evidence":"/evidence","html":"/paper/1806.03400/integrity","integrity_json":"/paper/1806.03400/integrity.json","json":"/paper/1806.03400/integrity.json","legacy_integrity_json":"/pith/1806.03400/integrity.json","paper":"/paper/1806.03400","reference_changes":"/flags?citing=1806.03400"},"paper":{"arxiv_id":"1806.03400","latest_version":1,"primary_cat":"eess.SP","title":"A 3.8 ps RMS time synchronization implemented in a 20 nm FPGA"},"pith_number":"pith:2018:5YC2RVQT6JMP6KPPOXNOSCLMGD","pith_short":"5YC2RVQT6JMP6KPPOXNOSCLMGD","record":{"arxiv_id":"1806.03400","claim":"As of an unrecorded date, Pith completed 0 of 0 listed checks against arXiv:1806.03400. No listed check completed, so this record makes no findings claim.","counts":{"completed":0,"failed":0,"listed":0,"not_collected":0,"not_requested":0,"partial":0,"public_findings_from_completed":0,"skipped":0,"unavailable":0,"withheld":0},"coverage":[],"observed_at":null,"refusal":"This is a record of named checks, not a clean-status claim or a paper verdict.","schema":"pith.integrity.v1"},"schema":"pith.paper-integrity-record.v1","species":"LEDGER"}